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Sinopsis 
 
En este proyecto se ha realizado el diseño de un amplificador mediante el uso de 
transistores MOSFET. Este amplificador debe cumplir unos requisitos que previamente 
se han fijado. En primer lugar se decidió el diseño del amplificador y se optó por un 
OTA Miller. Tras elegir el tipo de amplificador se procede al cálculo manual de las 
características del amplificador. Después se simula el diseño en el simulador LTSpice 
para comprobar distintas características del amplificador en este orden: 
 Impedancia de salida 
 Rango de voltaje de entrada en modo común 
 Rango de voltaje de salida en modo común 
 Distorsión armónica total 
 Voltaje de salida máximo con carga 
 Slew rate positivo y negativo 
 Comparación con nivel de simulación 49. 
Contrastamos los cálculos manuales con los realizados en el simulador y tras 
comprobar que todo es correcto se realiza el layout. Por último se redactan las 
conclusiones del proyecto. 
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1. Project summary 
I propose in this project an optimization procedure for the design of a classical Miller 
OTA CMOS integrated circuit. 
The schematic of a classical Miller OTA integrated circuit implemented with CMOS 
transistors is illustrated in Fig.1. Its consists of two amplification stages. The first stage 
is a basic differential pair implemented with PMOs transistors (M1 and M2), which has 
a single-ended current source as active load implemented with NMOS transistors (M3 
and M4). This stage is biased with the current mirror formed with PMOS transistors M7 
and M8, whose reference current source is IREF. The second stage is a basic common 
source amplifier with a NMOS transistor (M6) acting as amplifier and a PMOS 
transistor (M5) acting as a current source load. This Miller OTA is designed to drive a 
load capacitor, CL, of 2.5pF. The second stage has a feedback compensation capacitor, 
Cc. This Miller OTA is biased with voltage sources VDD = VSS = 2.5V We use level 2 and 
level 49 for the SPICE. 
.  
Figure 1.Schematic of OTA Miller 
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We use 0.5µm Technology., the device characteristics are shown in the following 
tables: [1] 
Operating Voltage 5,12 V 
Substrate Material P-Type, Bulk or EPI 
Drawn Transistor Length 0.6µm 
Gate Oxide Thickness 13.5nm 
Contact/Via Size 0.5µm 
Contacted Gate Pitch 3.9µm 
Top Metal Thickness 675nm 
Contacted Metal Pitch  
Metal 1 1.5µm 
Metal 2,3 1.6µm 
Metal Composition TiN/AlCu/Tin 
Table 1.Process Characteristics 
 
N-Channel Typical Value Unit 
Vt 0.7 V 
Idsat 450 µA/µm 
P-Channel Typical Value Unit 
Vt -0.9 V 
Idsat -260 µA/µm 
Table 2.Standard Transistors characteristics 
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2. Design specification 
 
Having selected the technology process, the design of our classical CMOS OTA-Miller 
integrated circuit starts by defining the design specifications in terms of the 
performance parameters of interest, such that the open loop voltage gain, Av, the 
phase margin, PM, the common-mode rejection ratio, CMRR, the slew rate, SR, the 
input common voltage range, ICMR and the output impedance, Rout. The design 
specifications required for our circuit are shown in Table I. 
 
SPECIFICATION REQUIRED 
AV(dB) >80 
PM(°) >65 
SR+(V/ms) 1.5 
SR-(V/ms) 1.5 
ICMR(V) >3 
Rout(Ω) 100K 
Iref(µA) 10 
Table 3.Amplifier specification 
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3. Steps for the correct design of the Amplifier 
 
For the amplifier design carried out in this thesis these steps have been followed: 
 Determine the specifications of the circuit 
 
 Determine circuit features depending on the required specifications. We will 
calculate transistors dimensions (W/L), currents through them, Miller capacitor 
capacitance, output impedance... with the available equations. 
 
 Represent LT Spice model of the circuit and check that the calculations made in 
the previous point are correct. Simulate as much as necessary to calculate gain, 
GBW, output impedance, input and output ranges, dissipated power, slew-
rate... 
 
 Elaborate the circuit layout using Microwind program. 
 
 Post layout analysis. 
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4. The MOSFET transistor 
i. Introduction 
The knowledge of MOSFET transistor operation is fundamental for the design of 
integrated circuits. [2] 
 
Figure 2. The MOSFET transistor 
The MOSFET transistor is a four-terminal device called source (S), gate (G), drain (D), 
and body (B) terminals [3], the body (or substrate) of the MOSFET is often connected 
to the source terminal, making it a three-terminal device like other field-effect 
transistors. Because of these two terminals are normally connected to each other 
(short-circuited) internally, only three terminals appear in electrical diagrams. The 
MOSFET transistor is by far the most common transistor in both digital and analog 
circuits, though the bipolar junction (BJT) transistor was once much more common. 
In enhancement mode MOSFETs, a voltage drops across the oxide inducing a 
conduction channel. The channel can contain electrons (called a nMOSFET or nMOS), 
or holes (called a pMOSFET or pMOS), opposite in type to the substrate, so nMOS is 
made with a p-type substrate, and pMOS with an n-type substrate. 
The electrical features of the MOS transistor depend directly on physical dimensions: 
the length of the channel (L) is defined as the distance that separates both islands n + 
(p +), and the width of channel (W) as the dimension perpendicular to this one of the 
thin oxide. 
Applying a tension (positive in case of the transistor MOS type N, or negative in case of 
the transistor MOS type P) over a certain threshold value between gate and substrate , 
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produces a current flowing between drain and source and its value will be dependent 
on the differential tension VD-VS (linear zone of the transistor operation curve) [4].If 
the Gate-Substrate voltage becomes very big and overcomes a certain saturation 
value, the current that flows between drain and source takes a value approximately 
constant, independently of the VD – VS tension applied. 
 
ii. Modes of operation 
The operation of a MOSFET can be separated into three different modes, depending 
on the voltages at the terminals [5]. In the following discussion, a simplified algebraic 
model is used. This model is used in most books about electronics [6] [5]. Modern 
MOSFET characteristics are much more complex than the algebraic model presented 
here. [7]. For an enhancement-mode, n-channel MOSFET, the three operational modes 
are: 
Cutoff or weak inversion mode (VGS < VTH): 
According to the basic threshold model, the transistor is turned off, and there is 
no conduction between drain and source. A more accurate model considers the 
effect of thermal energy on the Boltzmann distribution of electron energies 
which allow some of the more energetic electrons at the source to enter the 
channel and flow to the drain. This results in a subthreshold current that is an 
exponential function of gate–source voltage. While the current between drain 
and source should ideally be zero when the transistor is being used as a turned-
off switch, there is a weak-inversion current, sometimes called subthreshold 
leakage. 
In weak inversion the current varies exponentially with     given approximately 
by: 
       
       
    
Where     current at        , the thermal voltage         and the slope 
factor n is given by             with   = capacitance of the depletion 
layer and     = capacitance of the oxide layer. 
 
Triode mode (VGS > VTH and VDS < (VGS - VTH )) [8]: 
The transistor is turned on, and a channel has been created which allows 
current to flow between the drain and the source. The MOSFET operates like a 
resistor, controlled by the gate voltage relative to both source and drain 
voltages. The current from drain to source is modeled as: 
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Where µn is the charge-carrier effective mobility,  is the gate width,   is the 
gate length and     is the gate oxide capacitance per unit area. The transition 
from the exponential subthreshold region to the triode region is not as sharp as 
the equations suggest. 
 
Saturation mode (VGS > VTH and VDS ≥ (VGS - VTH )) [6]: 
The switch is turned on, and a channel has been created, which allows current 
to flow between the drain and source. Since the drain voltage is higher than the 
gate voltage, the electrons spread out, and conduction is not through a narrow 
channel but through a broader, two- or three-dimensional current distribution 
extending away from the interface and deeper in the substrate. The onset of 
this region is also known as pinch-off to indicate the lack of channel region near 
the drain. The drain current is now weakly dependent upon drain voltage and 
controlled primarily by the gate–source voltage, and modeled approximately 
as: 
 
 
The additional factor involving λ , the channel-length modulation parameter 
comes out. 
 
 
Figure 3. Channel length modulation effect 
Channel length modulation (CLM) is an inverted channel region length 
shortening with increase in drain bias for large drain biases. The result of CLM is 
an increase in current with drain bias and a reduction of output impedance. 
According to this equation, a key design parameter, the MOSFET 
transconductance is:  
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where the combination Vov = VGS – Vth is called the overdrive voltage and  
accounts for a small discontinuity in    which would otherwise appear at the 
transition between the triode and saturation regions. 
Another key design parameter is the MOSFET output resistance rout given by:  
 
      
 
(   )
⁄  
 
     is the inverse of     where     
    
    
  .    is the expression in 
saturation region. 
 
If λ is taken as zero, an infinite output resistance of the device results that leads 
to unrealistic circuit predictions, particularly in analog circuits. 
As the channel length becomes very short, these equations become quite 
inaccurate. [9] 
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5. Circuit design 
i. Design parameters 
The principal parameters that determine the characteristics of the amplifier are: 
 Miller capacitor capacity (Cc) which is directly related to GBW. 
 
 Transistors ratio (W/L) directly related to the current through them. 
 
 Transistors parasite capacity which determine if we can use a sigle dominant 
pole approaching for the amplifier design, or not. 
 
 Current mirror sizes used to bias the amplifier which will establish the current 
within it. 
 
 Transistors resistances that determine the amplifier output impedance. 
With all these parameters we must find a balanced solution that fulfill all the design 
requirements. This process is explained in section iii) OTA design. 
 
 
Figure 4. Amplifier symbol 
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Figure 4. OTA circuit 
 First we do the handmade calculations. 
 
 Then we design the amplifier in SPICE with the information obtained in the 
previous phase. Level 2 and level 49 models will be used to compare the 
behavior differences in the circuit. 
 
 Finally, design will be made using Layout. 
 
 Analysis post Layout. 
ii. OTA block 
The operational transconductance amplifier, according to its architecture, has 
following analogical basic blocks:  
 Bias circuit: In this block, the current mirrors are used. Its working principle is 
based on the transistor working in the saturation region with a high output 
resistance, in such a way that for two same size transistors the Gate-Source 
current would be the same as well. A property of the current mirrors is their 
low input resistance. To assure a proper functioning of the current mirror, that 
is to say, a correct current copy, it is necessary to take into account that the 
output resistance must be much bigger than the load resistance, so as to 
ensure that transistors work in the saturation region. 
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Figure 5.Blocks of the OTA 
 Differential par: analogical basic block to which has a differential input instead 
of a single input signal. For its design it is necessary that both transistors of the 
differential couple stay in the saturation region. 
 
 Active Load: analogical block entrusted to assure the saturation of the 
differential par and to determine the maximum possible variation of the 
analogical block output. 
 Output stage: block that serves to amplify the differential input signal. The 
transistors must be used in saturation mode. 
 
iii. OTA design 
 
The CMOS OTA is shown in figure 7. [10] [11] It is composed of two stages, the first of 
them is a differential stage with active load whose input transistor are PMOS type, M1 
and M2, being the load a simple current mirror built up by M3 and M4 transistors. The 
second stage is a CMOS inverter where M6 transistor is providing gain and M5 
transistor used for M6 bias, and at the same time, as load. This stage output is 
connected to its input, differential pair output, within a compensation capacitor, Cc. 
This capacitor behaves as a Miller capacity; therefore it is called Miller OTA. The gain of 
the first stage is well known and it is given by: 
|   |  
   
    
 (1) 
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Where                    ⁄        
 
(     )
⁄⁄   (     )
⁄   
The gain of the second stage is: 
|   |  
   
  
  (2) 
Where                  ⁄      ⁄      ⁄   is de conductance of last stage. 
The total gain of stage at low frequency is the product of the gains of the previous 
stages, expressions (1) and (2), whose result is: 
|   |          (
   
    
) (
   
  
 ) (3) 
Small signal equivalent OTA circuit: 
 
Figure 6.Miller-OTA small signal equivalent 
From this circuit we can calculate the equations that characterize the OTA 
The position of the dominant pole comes given by [11]: 
   
    
       
 (4) 
The position of the not dominant pole comes given by: 
    
   
    
 
  
   
  
 
   
  
 (5) 
The Gain Bandwidth product is: 
    
   
  (      )
 (6) 
The phase margin is: 
           
   
   
 (7) 
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iv. Calculation of ID6 and Cc 
 
Figure 7.Cc location inside the circuit 
The first thing that we must do is to establish the value of ID6 and Cc, for it we design a 
circuit in spice using the following equations [6]: 
    
   
    
 
  
   
  
 
   
  
 (5) 
    
 
 
           (8) 
               ( ) 
    (   
   
   
) (10) 
           (11) 
    
     
       
 (12) 
(
 
 
)
 
 
   
   (       )
 (13) 
 
To assure the stability of the system, the frequency of the not dominant pole (   ) 
must have a value at least three times the GBW value. [12] 
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Circuit for calculating ID6 and Cc 
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Figure 8. Calculation ID6 and Cc 
It is observed when the Cc begins to become stable and take a value for Cc and Id6. In this case it is taken Cc=1.53pF , ID6=72µA 
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v. Transistors dimensions calculation 
In this paragraph the OTA designing process is described, Its schematic graph is shown 
in the next figure, and the methodology used for the calculation of OTA transistor 
dimensions is explained. 
The first step is drawing the circuit small signal analysis to design the symmetrical OTA. 
 
Figure 9.Small-signal circuit equivalent 
Once calculated the value of the current ID6 and of Miller's capacitor ,Cc, already we 
can proceed to calculate all the rest design parameters of the amplifier. For it we are 
going to use the following equations: 
    
     
       
 
(
 
 
)
 
 
   
   (       )
 
   
   
 
(
 
 ) 
(
 
 ) 
 
We take L=0.5 µm,(the minimum length possible in this technology). Therefore the 
amplifier size will be minimize as much as possible  
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We take (Vgs-Vt) =0.5V for the transistors that form a part of mirrors of current and 
0.2V for the others. [6] 
We take          
   and         
    , these values are provided by the 
models of spice. The units of the conductance (   ) are Siemens[S]=[Ω
-1]. 
 
Figure 10.Details of the currents that flow the circuit and their values 
We proceed to calculate several transistors in the circuit’s dimensions , gm and 
currents. 
 M5: 
    
     
       
⇒     
         
   
         [ ] 
(
 
 
)
 
 
   
   (       )
  
     
   (       ) 
 
         
            
⇒  (
 
 
)
 
       
 M6: 
    
     
       
⇒     
         
   
         [ ] 
(
 
 
)
 
 
   
   (       )
  
     
   (       ) 
 
         
             
⇒  (
 
 
)
 
       
 M1 and M2: 
    
   
  (      )
 ⇒            (      ) 
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    (       )
 
 
    
              
 
          [ ] 
(
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)
 
 
   
   (       )
 
         
           
     
The size of M1 and M2 is the same due to the fact that the intensity that pass within 
them is the same and (       ) is equal that (        ). 
 M7: 
We know                     
  [ ] 
   
   
 
(
 
 ) 
(
 
 ) 
 ⇒ (
 
 
)
 
 
   
   
 (
 
 
)
 
       
    
     
       
 
            
   
           [ ] 
 M3 and M4: 
(
 
 
)
 
 
   
   (       )
  
     
   (       ) 
 
           
             
⇒  (
 
 
)
 
      
    
     
       
 
           
   
          [ ] 
The size of M3 and M4 is the same due to the fact that the intensity that crosses them 
is the same and  (       ) is equal that (        ). 
 
 M8: 
   
   
 
(
 
 ) 
(
 
 ) 
 ⇒ (
 
 
)
 
 
   
   
 (
 
 
)
 
 
       
       
             
    
     
       
 
         
   
       [ ] 
  
20 
 
 
 
 
The characteristics of the transistors remain reflected in the following table: 
Nº trt I[µA] gm[S] K[A/V2] (Vgs-Vt)[V] W[µm] L[µm] 
1 9.61 96.1 49 0.2 4.90 0.5 
2 9.61 96.1 49 0.2 4.90 0.5 
3 9.61 96.1 112.2 0.2 2.145 0.5 
4 9.61 96.1 112.2 0.2 2.145 0.5 
5 72 288 49 0.5 5.877 0.5 
6 72 720 112.2 0.2 16.07 0.5 
7 19.22 76.88 49 0.5 1.568 0.5 
8 10 40 49 0.5 0.8167 0.5 
Table 4.Feautres of transistors 
Proposing such a small channel length undesired effects can appear. These effects are 
consequence of channel length modulation and they are: drain-induced barrier 
lowering (which lowers the threshold voltage, increasing the current and decreasing 
the output resistance), velocity saturation (which tends to limit the increase in channel 
current with drain voltage, thereby increasing the output resistance) and ballistic 
transport (which modifies the collection of current by the drain, and modifies drain-
induced barrier lowering so as to increase supply of carriers to the pinch-off region, 
increasing the current and decreasing the output resistance) 
Due to this transistors length are increased in order to avoid CLM effects. Length is 
increased to 3um. Final transistors characteristics appear in the following table: 
Nº trt I[µA] gm[S] K[A/V2] (Vgs-Vt)[V] W[µm] L[µm] 
1 9.61 96.1 49 0.2 29.4 3 
2 9.61 96.1 49 0.2 29.4 3 
3 9.61 96.1 112.2 0.2 12.87 3 
4 9.61 96.1 112.2 0.2 12.87 3 
5 72 288 49 0.5 35.262 3 
6 72 720 112.2 0.2 96.42 3 
7 19.22 76.88 49 0.5 9.408 3 
8 10 40 49 0.5 4.9002 3 
Table5.Features of transistor with L optimized 
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6. Implementation with the program LTspice 
Once we have designed transistors to implement the complete circuit in LTSpice. In the 
next figure we can see the models of transistor for level 3 in LTspice 
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Figure 11.Circuit in LTSpice 
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Detail of the power circuit: 
 
Figure 12.Detail of bias circuit 
We carry out a frequency sweep to see if we fulfill the conditions of GBW and of phase 
margin of the design: 
 
Figure 13. GBW calculation 
The conditions are not fulfilled since the phase margin is lower than 65º for what the 
system is not stable, the GBW is also lower than 10MHz and the gain is not too high. 
The first step should be making zero the possible offset voltage. For this purpose, we 
do a sweep of the source [Voffset] and see when the output is zero for a void input 
signal. 
The device mismatches inevitably present in the input stage produce an input offset 
voltage. Because of the fact that these mismatches are random, the resulting offset 
voltage is referred to as random offset. This is to distinguish it from another type of 
input offset voltage that can be present even if all the appropriate devices are 
perfectly matched. This predictable or systematic offset can be minimized by a careful 
design. Although it occurs also in BJT op amps, it is usually much more pronounced in 
CMOS op amps because their gain per stage is rather low. 
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To see how systematic offset can occur in the circuit of Figure 11, let the two input 
terminals be grounded. If the input stage is perfectly balanced, then the voltage 
appearing at drain of M4 will be equal to that at the drain of M3, wich is (         ). 
Now this is also the voltage that is fed to the gate of M6. In other words, a voltage 
equal to      appears between gate an source of M6. Therefore drain current of M6, I6, 
will be related to the drain current of M4, which is equal to   ⁄  , by the relationship 
   
(
 
 ) 
(
 
 ) 
(  )⁄  
In order to avoid offset voltage to appear at the output, this current must be exactly 
equal to the current supplied by M5. The latter current is related to the current   of the 
parallel transistor M7 by 
   
(
 
 ) 
 
(
 
 ) 
  
Now, the condition for making       can be found from previous equations as 
(
 
 ) 
(
 
 ) 
  
(
 
 ) 
 
(
 
 ) 
 
If this condition is not met, a systematic offset will result. From the specification of the 
device geometries, we can verify if this condition is satisfied, and, therefore, the op 
amp analyzed in this project should not exhibit a systematic input offset voltage. 
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Figure 14.Offset voltage calculation 
We should put an offset voltage about 5.5µV. Now the power circuit is: 
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After doing it we see as the graph improves considerably, but yet we don’t obtain a 
GBW of 10MHz. 
 
Figure 15.New GBW with offset voltage 
Now we must change some another parameters of the circuit to fulfill with the 
requirements of the GBW. [13] 
    
   
  (      )
 
    
     
       
 
(
 
 
)
 
 
   
   (       )
 
After these equations we observe that to change the GBW we can change gm1 or the 
values of the capacitors. We can change the size of the transistors 1 and 2 to increase 
the GBW or change the capacity of the capacitor Cc. 
 Change of Cc size 
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Figure 16.GBW with different Cc sizes 
Choosing Cc's value of 1.2pF we obtain a GBW higher than 10MHz and one stable 
phase margin, therefore this one is the ideal configuration of the amplifier. 
 
Figure 17.GBW with new Cc size 
 Change of transistor 1 and 2 size 
We must increase the size of the transistors 1 and 2 to increase the GBW, for it, 
we do a frequency sweep with different transistor sizes. 
The initial size of the transistors is 29.4 µm, seeing the graphs we conclude that 
the ideal size of the trasistors is 30µm since we obtain a major gain that 90 dB. 
28 
 
 
Figure 18. Parameterization of the transistors 1 and 2 
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Figure 19.GBW with different trt 1 and 2 sizes 
 
i. Output impedance 
Doing the necessary calculations we obtain that : 
               
We know that           
 
     
⁄   so 
    (
 
     
⁄ )   (      
⁄ )   
(     )   
⁄  
    
 
(           )⁄                
This is the theoretical result, the values of           are normalized in  
                    
In LTspice we can calculate the Ro in two different forms. The first option is to do a DC 
transfer and we obtain directly the Ro like it appears in the following figure
 
Figure 20.Detail of Rout and Gain 
In the figure we can see that the output impedance has a value of         and also 
that the linear gain has a value of 29098.7 that in             (       )        , 
approximately like in the Bode diagram represented previously. 
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Other option is doing a .op and see the values of     . We know that: 
     
 
    ⁄  
    
 
    ⁄    
 
    ⁄  
 
(         )
⁄            
 
 
 
Figure 21.Detail of LTSpice file 
We can verify that the three values of Ro, the theoretical one and both practical ones 
have similar values. 
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ii. Input common voltage range 
In this section for easier notation we will call             . 
Highest input common voltage range value must assure that the transistor 7 should 
remain in saturation; that is to say, the voltage through the transistor 7,     , must not 
fall down below |   |. In an equivalent way, the voltage in transistor 7 drain should 
not be higher than     |  | 
Lowest input common voltage range value has to be big enough to support transistors 
1 and 2 in saturation mode, therefore this value must not be less than drain voltage in 
transistor 1. 
Upper limit: 
In order to kept transistor 7 in saturation mode it is necessary to verify         . 
            (        )                              
                     (a) 
We know                   and            
So we can write (a) as:                                      
   |        |  |  |  |                             
 
Lower limit: 
(        )                                        
                                  
   |        |  |      |   |                           
We verify the results in LTspice and see that they are correct: 
32 
 
  
 
 
 
 
 
 
 
 
 
 
Figure 22.input common voltage range 
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The values obtained with LTspice are very near to the theoretical ones. 
               
 
iii. Output common voltage range 
 
Upper limit:  This limit is fixed by trt 5 
             
                            
          
  |        |  |             
 
Lower limit: 
                            
          
    |        |  |                 
 
iv. Total harmonic distortion (THD) 
 
The total harmonic distortion, or THD, of a signal is a measurement of the harmonic 
distortion present and is defined as the ratio of the sum of the powers of all harmonic 
components to the power of the fundamental frequency. THD is used to characterize 
the linearity of audio systems and the power quality of electric power systems. [14] 
In audio systems, lower THD means that components in a loudspeaker, amplifier or 
microphone or other equipment produce a more accurate reproduction by reducing 
harmonics added by electronics and audio media. 
In power systems, lower THD means reduction in peak currents, heating, emissions, 
and core loss in motors 
To understand a system with an input and an output, such as an audio amplifier, we 
start with an ideal system where the transfer function is linear and time-invariant. 
When a signal passes through a non-ideal, non-linear device, additional content is 
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added at the harmonics of the original frequencies. THD is a measurement of the 
extent of that distortion. 
When the input is a pure sine wave, the measurement is most commonly the ratio of 
the sum of the powers of all higher harmonic frequencies to the power at the first 
harmonic, or fundamental, frequency: [15] 
     
             
  
  
∑   
 
   
  
 
which can equivalently be written as 
     
         
  
 
if there is no source of power other than the signal and its harmonics. 
Measurements based on amplitudes (e.g. voltage or current) must be converted to 
powers to make addition of harmonics distortion meaningful. For a voltage signal, for 
example, the ratio of the squares of the RMS voltages is equivalent to the power ratio: 
    
  
    
    
      
 
  
  
where Vi is the RMS voltage of ith harmonic and i = 1 is the fundamental frequency. 
THD is also commonly defined as an amplitude ratio rather than a power ratio, 
resulting in a definition of THD which is the square root of that given above: 
    
√  
    
    
       
  
  
This latter definition is commonly used in audio distortion (percentage THD) 
specifications. It is unfortunate that these two conflicting definitions of THD (one as a 
power ratio and the other as an amplitude ratio) are both in common usage. 
As a result, THD is a non-standardized specification and the results between 
manufacturers are not easily comparable. Since individual harmonic amplitudes are 
measured, it is required that the manufacturer disclose the test signal frequency 
range, level and gain conditions, and number of measurements taken. It is possible to 
measure the full 20–20kHz range using a sweep. For all signal processing equipment, 
except microphone preamplifiers, the preferred gain setting is unity. For microphone 
preamplifiers, standard practice is to use maximum gain. 
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Measurements for calculating the THD are made at the output of a device under 
specified conditions. The THD is usually expressed in percent as distortion factor or in 
dB relative to the fundamental as distortion attenuation. 
We performed the calculation of the THD in LTSpice by order .four as seen in the 
following figure:  
 
Figure 23.Sinusoidal input signal 
Introduce as input signal a pure tone with fundamental frequency 1µV and amplitude 
of 1kHz . We can see the result in the next figure: 
 
Figure 24.Input and output signal 
Doing the FFT we get: 
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Figure 25.Input FFT(logarithmic scale) 
In figure 25 logarithmic scale of the input signal FFT is observed. We can see a pure 
tone at a 1 KHz fundamental frequency although the signal also has energy in some 
harmonics. Signal power is around -120dB which is absolutely normal due to the fact 
that the signal has a 1 µV amplitude and thereby a low power. 
Figure 26 shows output signal FFT. This signal, obviously, has higher power and energy 
since it has passed within the amplifier and it has been amplified. Because of having 
passed thought the circuit it suffers from nonlinearities and its power is divided among 
the rest of harmonics. This makes THD rise. 
 
Figure 26.Output FFT(logarithmic scale) 
On the one hand we see that the THD of the input signal a little bit over 1%. This is 
because our signal is a pure tone and does not suffer nonlinearities, focusing 
practically all the energy in the tone frequency 
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Figure 27.THD input signal 
 
On the other hand we see that the THD of the output signal exceeds the 3%, that is 
because our signal nonlinearities suffered through the circuit to output. Energy is 
scattered in different harmonics of the signal. 
 
Figure 28.THD output signal 
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v. Maximum output voltage with load 
In this point we use a load that is modeled as a 1KΩ resistor. With LTSpice we obtain:
 
Figure29.Output voltage with load (level3) 
 
Figure30.Output voltage with load (level49) 
The maximum output is practically the same in both cases. 
 
vi. Slew Rate 
 
Signal cannot have infinite slop since the non-electronic components has not 
instantaneous reply. This line slope corresponds to the speed the transistor reacts to 
abrupt voltage changes. 
We have to analyze slew rates, the negative and the positive one, that are not equal 
but very similar. 
It can be checked in figure 31 that the amplifier positive slew rate is 1.63 V/µs. 
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Negative slew rate is shown in figure 32, it is somehow smaller, around 1.15 V/ µs. 
 
 
 
Figure 31.Positive slew rate 
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Figure 32.Negative slew rate 
 
vii. Results of simulation level 49 
Now use a higher level of complexity in modeling transistors. We use a level 49. These 
are the features of the model 49:  
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Figure33.level 49 characteristics 
 
Figure 34.GBW level 49 
Comparing both answers we observe that the only difference between a level and the 
other one is the gain, this difference is due to the offset voltage, since this voltage was 
calculated according to the 2 level model. If we change the BSIM offset level we see 
gain raises even the 80 dB. 
The BSIM amplifier shows a slightly minor GBW that the one in level 2, this is logical 
since this model is a more realistic one. 
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7. Layout design 
i. Layout elaboration 
The last stage of the design process of an integrated circuit is the layout development, 
which is the set of geometric patterns representing the architecture of integrated 
circuit level layers of polysilicon, metal 1, metal 2, metal 3 metal4, diffusion N +, P + 
diffusion, well N, for further manufacture. This section briefly describes the processes 
involved in the fabrication of an integrated circuit, then comments on CMOS 
technology to end rules in developing design and layout techniques used in this work. 
ii. Manufacturing Process 
Integrated circuits are fabricated on thin wafers made of silicon slightly doped 
acceptors (n-type substrates) or donor (type substrates p), about 18 cm in diameter 
and approximately 0.5 mm thick. Over these wafers the regions where polysilicon 
and/or metal tracks will be deposited are being successively defined. These tracks will 
make up gates, connections and drain or sources islands. 
A basic technological processed used during the manufacture of a circuit is composed 
as follows [16]: 
 Oxidation: The isolation between the different tracks which conform the 
integrated circuit is got making a silicon oxide (SiO2).layer growing right there. 
These layers thickness widely determines the electrical features of all the 
devices composing the integrated circuit.  
 
 Deposition or metallization: It consists of putting a thin layer of a certain 
substance (polysilicon/aluminum) over the wafer, which having been trimmed 
using photolithographic techniques will set up conductive or isolating tracks. 
 
 Diffusion: This process lets atomic movements inside a solid using high 
temperature, and it is used to dope certain zones in the wafer. 
 
 Ion Implantation: This process has the same goal than the broadcasting 
process, which is creating doped regions inside the wafer, when it is necessary 
to control very accurately the thickness and the concentration of those zones 
to be doped. The ionic implantation process consists of putting dopers inside 
the silicon by ionic bombing at a high energy level. 
iii. CMOS Technology 
CMOS integration consists of forming semiconductive N and regions and the gate oxide 
zone with polysilicon over it; and interconnecting the several transistors between 
them and with the bias source. Every single connection is made by metallic lines 
(aluminum). [16] The mentioned regions are not only in the same plane but also in 
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successive "floors": the broadcasting penetrates in the semiconductive wafer, gate 
oxide and polysilicon rise and the metal flows over the whole. Several oxide layers 
separate the transistors between each others and the metal they have under 
themselves, excluding those points where connections must be established. 
But, furthermore, N broadcastings require a P substrate which is the own doping of the 
wafer, whilst P broadcastings need a N substrate that must be previously achieved 
over the wafer: this N substrate zones are known as wells. P substrate must be biased 
at the most negative voltage an N-wells at the most positive one, in both cases with 
the purpose that joints broadcasting-substrate are isolated, in inverse bias. 
Due to that, in the wafer surface, separated by the oxide called field, we will have 
transistors and substrate bias contacts. We will call active zones to the whole of them. 
Basic stages of the integration CMOS [16] 
 Initial wafer of doped Silicon type P 
Diameter: 100 - 125 nm thickness: 0.5nm = 500µm 
 
 Formation N- Wells 
NMOS transistors are formed over the wafer for this purpose it is necessary to 
create zones of N substrate, this zones are named wells. 
 
 Demarcation of the active zones 
A few intermediate barriers of silicon oxide separate the transistors between 
each other’s and these from the bias contacts. Transistors and bias contacts are 
considered active zones. 
 
 
 Oxidize of gate and Polysilicon 
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 Diffusion 
 
 
 Contacts 
A layer of silicon oxide, oxide of isolation, serves to separate the metal (that 
connects the different transistors between them and with bias voltage) 
regarding to the polysilicon and the diffusion that are found under themselves. 
The above mentioned oxide layer must have "holes" for the contacts of the 
metal lines with the several zones that must be connected (the contacts are like 
the weld points in the plates of printed circuits). 
 
 
 Connections in metal 
Nowadays several superposed metals join and each of them needs a silicon 
oxide layer to separate it from the previous metal. Each metal needs two 
masks: one for the routes and other one to delimit the lines of the own metal. 
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 Passivation 
A thick top layer of silicon oxide serves to protect the whole integrated circuit; 
in it opened "holes" (PADs) have to be left from the zones where threads will 
be welded joining the circuit with the terminals (pins) of the plastic or ceramic 
case which contains them 
 
The passivation mask delimits  the metal spaces (PADs) where the mentioned 
threads connect the case terminals. 
 
iv. Design rules 
For the  layout, it is very important follow some basic rules (Rules are defined on the 
basis of the parameter λ whose value depends on the technology to use, for this work 
the technology is in use, CMOS 0.5). [17] 
 Minimal Sizes of the tracks. 
 
 Minimal Distance between tracks. 
 
 Minimal Overflow of a track with regard to other one. 
 
 Minimal Distance between polysilicon and contacts. 
 
 Minimal overlapping, between others. 
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The most common rules in the elaboration of layout appear in the following figure 
 
Figure35.Principal layout design rules 
These rules have to of be followed to avoid problems in the integrated circuit 
manufacturing process. 
For the production of the layout corresponding to the symmetrical OTA, some 
technologies and considerations of design have to be taken into account: 
 Interdigitizing : This technique consists of reducing the area of separation 
between the union drain-source. For example, if we have a transistor with a 
width of channel (W) very big it is necessary to divide the transistor in smaller 
transistors , every small transistor shares a diffusion region with its neighbors, 
optimizing area. 
  
47 
 
 
 
 
Figure 36.Example of interdigitized 
 
 Symmetry: This consideration is very important to make the differential par 
layout. A symmetry lack can provoke referred to the signal offset appearance. 
At the same way, keeping symmetry in the differential par contributes to 
reduce common mode noise and par nonlinearities. An alternative to keep this 
symmetry in the differential par is use "useless transistors", which has no 
electrical use, but their presence is decisive to help each transistor surrounding 
being the same. 
 
 In the interdigitizing that case where the length of the channel ( L) is too big 
regarding to the channel width (W) has been analyzed. In this case , a snake 
shape has to be used to make a step by step diffusion as it is shown in figure 33 
 
 
Figure 37. "snake" method 
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v. Final design 
To do our amplifier layout we will proceed to construct the amplifier using the 
program Dsch2. Later, we will use the file created in Dsch2 to create the layout in 
Microwind. This program creates the layout from our file of Dsch2 
 
Figure 38. Dsch2 design 
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Figure 39.Layout design
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In the figure 35 above, it is shown simulation as of Layout. We can distinguish the slew 
rate which was comment in prior sections and how results match up. In this case input 
signal is square. 
 
 
Figure 40.Layout simulation 
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8. Conclusions 
The design of operational transconductance amplifier using 0.5 μm technology is 
presented in this project. In table 2 it is shown how project starting point specifications 
have been accomplished. With the load capacitor of 2.5 pF, the design demonstrates a 
DC gain of 91.1 dB with a unity gain frequency of 10.7 MHz and phase margin of 77°. 
The amplifier has an input dynamic range going from -2.6V to 0.38V. Reaching all 
requirements above mentioned, we achieve an outstanding design of the amplifier. 
 
SPECIFICATION REQUIRED ACHIEVED 
AV(dB) >80 91 
PM(°) >65 77 
SR+(V/ms) 1.5 1.63 
SR-(V/ms) 1.5 1.15 
ICMR(V) >3 0.83/-2.6 
Rout(Ω) 100K 0.3M 
Iref(µA) 10 10 
Table 6.Amplifier specifications 
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Project summary 
• The first stage is a basic differential pair implemented 
with PMOs transistors (M1 and M2) and a active load 
implemented with NMOS transistors (M3 and M4). 
 
• The second stage is a basic common source amplifier 
with a NMOS transistor (M6) acting as amplifier and a 
PMOS transistor (M5) acting as a current source load. 
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Figure 4. OTA circuit 
Project summary 
• The first stage is a basic differential pair implemented 
with PMOs transistors (M1 and M2), which has a 
single-ended current source as active load 
implemented with NMOS transistors (M3 and M4) 
 
• The second stage is a basic common source amplifier 
with a NMOS transistor (M6) acting as amplifier and a 
PMOS transistor (M5) acting as a current source load. 
This stage has a feedback compensation capacitor, Cc 
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Project summary 
• We use 0.5µm Technology, the device characteristics are 
shown in the following tables: 
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Operating Voltage 5,12 V 
Substrate Material P-Type, Bulk or EPI 
Drawn Transistor Length 0.6µm 
Gate Oxide Thickness 13.5nm 
Contact/Via Size 0.5µm 
Contacted Gate Pitch 3.9µm 
Top Metal Thickness 675nm 
Contacted Metal Pitch   
Metal 1 1.5µm 
Metal 2,3 1.6µm 
Metal Composition TiN/AlCu/Tin 
N-Channel Typical Value Unit 
Vt 0.7 V 
Idsat 450 µA/µm 
P-Channel Typical Value Unit 
Vt -0.9 V 
Idsat -260 µA/µm 
Table 1.Process Characteristics 
Table 2.Standard Transistors characteristics 
Design specification 
• The design of our classical CMOS OTA-Miller integrated 
circuit starts by defining the design specifications in terms 
of the performance parameters of interest 
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SPECIFICATION REQUIRED 
AV(dB) >80 
PM(°) >65 
SR+(V/ms) 1.5 
SR-(V/ms) 1.5 
ICMR(V) >3 
Rout(Ω) 100K 
Iref(µA) 10 
Table 3.Amplifier specification 
Circuit Design 
• First we do the handmade calculations. 
 
• Then we design the amplifier in SPICE with the 
information obtained in the previous phase. Level 2 
and level 49 models will be used to compare the 
behavior differences in the circuit. 
 
• Finally, design will be made using Layout. 
 
• Analysis post Layout. 
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Circuit Design 
• Active Load: analogical block entrusted to assure the 
saturation of the differential par and to determine the 
maximum possible variation of the analogical block 
output. 
 
• Output stage: block that serves to amplify the 
differential input signal. The transistors must be used 
in saturation mode. 
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Circuit Design 
• Bias circuit : To assure a correct current copy, it is 
necessary to take into account that the output 
resistance must be much bigger than the load. 
 
• Differential par: analogical basic block to which has 
a differential input instead of a single input signal. For 
its design it is necessary that both transistors of the 
differential couple stay in the saturation region. 
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Circuit Design 
• The total gain of stage at low frequency is the product 
of the gains of the previous stages whose result is: 
 
𝐴𝑣𝑜 = 𝐴𝑣1. 𝐴𝑣2 =
𝑔𝑚1
𝑔𝑜24
𝑔𝑚6
𝐺𝐿
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Miller-OTA small signal equivalent 
Circuit Design 
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Cc location inside the circuit 
• Calculation of ID6 and Cc 
 
Circuit Design 
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It is observed when the Cc begins to become stable and take a 
value for Cc and Id6. In this case it is taken Cc=1.53pF, ID6=72µA 
Circuit Design 
• Once calculated the value of the current ID6 and of 
Miller's capacitor ,Cc, already we can proceed to 
calculate all the rest design parameters of the 
amplifier. For it we are going to use the following 
equations: 
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𝑔𝑚𝑛 =
2 ∗ 𝐼𝑑𝑛
𝑉𝑔𝑠𝑛 − 𝑉𝑡
 
𝑊
𝐿 𝑛
=
𝑔𝑚𝑛
𝐾𝑛 ∗ (𝑉𝑔𝑠𝑛−𝑉𝑡)
 
𝐼𝑑𝑛
𝐼𝑑𝑚
=
𝑊
𝐿 𝑛
𝑊
𝐿 𝑚
 
Circuit Design 
• We take (Vgs-Vt) =0.5V for the transistors that form a 
part of mirrors of current and 0.2V for the others. 
 
• We take 𝐾𝑛 = 112 ∗ 10
−6  and 𝐾𝑝 = 49 ∗ 10
−6   , these 
values are provided by the models of spice. The units 
of the conductance 𝑔𝑚𝑛  are Siemens[S]=[Ω-1]. 
 
• We proceed to calculate several transistors in the 
circuit’s dimensions , gm and currents. 
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Circuit Design 
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Details of the currents that flow the circuit and their values 
Circuit Design 
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Features of transistor with L optimized 
Nº trt I[µA] gm[S] K[A/V2] (Vgs-Vt)[V] W[µm] L[µm] 
1 9.61 96.1 49 0.2 29.4 3 
2 9.61 96.1 49 0.2 29.4 3 
3 9.61 96.1 112.2 0.2 12.87 3 
4 9.61 96.1 112.2 0.2 12.87 3 
5 72 288 49 0.5 35.262 3 
6 72 720 112.2 0.2 96.42 3 
7 19.22 76.88 49 0.5 9.408 3 
8 10 40 49 0.5 4.9002 3 
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Models of transistor for level 3 in LTSpice 
• Once we have designed transistors to implement the 
complete circuit in LTSpice 
Implementation with spice simulator 
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Circuit in LTSpice 
Implementation with spice simulator 
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• We carry out a frequency sweep to see if we fulfill the 
conditions of GBW and of phase margin of the design: 
Implementation with spice simulator 
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• We don’t obtain the goal, a GBW of 10MHz. 
• We change the capacity of Cc. 
 
GBW with different Cc sizes 
Implementation with spice simulator 
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• Choosing Cc's value of 1.2pF we obtain a GBW higher than 
10MHz and one stable phase margin. 
GBW with new Cc size 
Implementation with spice simulator 
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• Theoretical value 
Output impedance 
𝑅𝑜 =  𝑟𝑜5 // 𝑟𝑜6  = 0.3𝑀Ω 
• Simulation value 
• We can verify that theoretical and the practical have similar 
values. 
 
• The linear gain has a value of 29098.7 that in 
 𝑑𝐵 = 20 log10(29098.7) = 89.9𝑑𝐵 , approximately like in the Bode 
diagram represented previously. 
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Input common voltage range 
• Lower limit: 
• In this section for easier notation we will call  ∆𝑛=  𝑉𝐺𝑆𝑛 − 𝑉𝑡. 
• Upper limit: In order to kept transistor 7 in saturation 
mode it is necessary to verify  𝑉𝐷𝑆7 ≤ ∆7. 
Implementation with spice simulator 
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Simulation input common voltage range 
Input common voltage range 
Implementation with spice simulator 
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Output common voltage  range 
• Lower limit: 
• In this section for easier notation we will call  ∆𝑛=  𝑉𝐺𝑆𝑛 − 𝑉𝑡. 
• Upper limit: This limit is fixed by trt 5 
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Total harmonic distortion (THD) 
• THD is  defined as an amplitude ratio rather than a power ratio, 
resulting in a definition of THD which is the square root of that given 
above: 
 
𝑇𝐻𝐷 =
𝑉2
2 + 𝑉3
2 + 𝑉4
2 + ⋯ + 𝑉∞
2
𝑉1
2  
• We performed the calculation of the THD in LTSpice by order .four 
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Total harmonic distortion (THD) 
Figure a) Input FFT(logarithmic scale) 
Implementation with spice simulator 
1.Project summary 2.Design specification 3.Circuit design  4.Implementation with LTSpice  5.Layout design      
6.Conclusions 
3 
Design and implementation of an operational amplifier 
with mosfet technology 
Julián Martínez 
Total harmonic distortion (THD) 
Figure b) Output FFT(logarithmic scale) 
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Total harmonic distortion (THD) 
• In figure a) We can see a pure tone at a 1 KHz fundamental 
frequency although the signal also has energy in some harmonics. 
Signal power is around -120dB which is absolutely normal due to 
the fact that the signal has a 1 µV amplitude and thereby a low 
power. 
 
• Figure b) shows output signal FFT. This signal, obviously, has higher 
power and energy since it has passed within the amplifier and it has 
been amplified. Because of having passed thought the circuit it 
suffers from nonlinearities and its power is divided among the rest 
of harmonics. This makes THD rise. 
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Total harmonic distortion (THD) 
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Slew Rate 
• Signal can not have infinite slop since the non-electronic 
components has not instantaneous reply. This line slope 
corresponds to the speed the transistor reacts to abrupt 
voltage changes. 
 
• We have to analyze slew rates, the negative and the positive 
one, that are not equal but very similar. 
 
• Positive slew rate is 1.63 V/µs. 
 
• Negative slew rate is 1.15 V/µs. 
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Positive slew rate 
Implementation with spice simulator 
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Negative slew rate 
Layout design 
• To do our amplifier layout we will proceed to draw the 
schematic using the program Dsch2.  
 
• Later, we will use the file created in Dsch2 to create the 
layout in Microwind. This program creates the layout from 
our file of Dsch2 
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Dsch2 design 
Layout design 
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Layout design 
Conclusions 
• The design of operational transconductance amplifier using 
0.5 μm technology is presented in this project. In table  it is 
shown how project starting point specifications have been 
accomplished. With the load capacitor of 2.5 pF, the design 
demonstrates a DC gain of 91.1 dB with a unity gain 
frequency of 10.7 MHz and phase margin of 77°.  
 
• The amplifier has an input dynamic range going from -2.6V 
to 0.38V. Reaching all requirements above mentioned, we 
achieve an outstanding design of the amplifier. 
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SPECIFICATION REQUIRED ACHIEVED 
AV(dB) >80 91 
PM(°) >65 77 
SR+(V/ms) 1.5 1.63 
SR-(V/ms) 1.5 1.15 
ICMR(V) >3 0.83/-2.6 
Rout(Ω) 100K 0.3M 
Iref(µA) 10 10 
Amplifier specifications 
